Recomienda este artículo a tus amigos:
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science Mikhail Kovalev 2014 edition
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science
Mikhail Kovalev
It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory.
352 pages, 147 black & white illustrations, biography
| Medios de comunicación | Libros Paperback Book (Libro con tapa blanda y lomo encolado) |
| Publicado | 1 de diciembre de 2014 |
| ISBN13 | 9783319139050 |
| Editores | Springer International Publishing AG |
| Páginas | 352 |
| Dimensiones | 155 × 235 × 19 mm · 508 g |
| Lengua | Inglés |
Mas por Mikhail Kovalev
Mostrar todoMere med samme udgiver
Ver todo de Mikhail Kovalev ( Ej. Paperback Book )