A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Libros - LAP LAMBERT Academic Publishing - 9783848423248 - 21 de marzo de 2012
En caso de que portada y título no coincidan, el título será el correcto

A Hdl & Verilog Code: Simulated Output

Precio
Mex$ 958
sin IVA

Pedido desde almacén remoto

Entrega prevista 13 - 23 de jul.
Añadir a tu lista de deseos de iMusic

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Medios de comunicación Libros     Paperback Book   (Libro con tapa blanda y lomo encolado)
Publicado 21 de marzo de 2012
ISBN13 9783848423248
Editores LAP LAMBERT Academic Publishing
Páginas 132
Dimensiones 150 × 8 × 226 mm   ·   215 g
Lengua Alemán