Recomienda este artículo a tus amigos:
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science Debashis Bhattacharya 1990 edition
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science
Debashis Bhattacharya
To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel.
160 pages, biography
Más del mismo editor
Ver todo de Debashis Bhattacharya ( Ej. Hardcover Book , Paperback Book , DVD y CD )