Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Libros - LAP LAMBERT Academic Publishing - 9783847336778 - 5 de enero de 2012
En caso de que portada y título no coincidan, el título será el correcto

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Precio
Mex$ 1.111
sin IVA

Pedido desde almacén remoto

Entrega prevista 23 de jun. - 3 de jul.
Añadir a tu lista de deseos de iMusic

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Medios de comunicación Libros     Paperback Book   (Libro con tapa blanda y lomo encolado)
Publicado 5 de enero de 2012
ISBN13 9783847336778
Editores LAP LAMBERT Academic Publishing
Páginas 184
Dimensiones 150 × 11 × 226 mm   ·   292 g
Lengua Alemán  

Mas por Shoab Ahmed Khan

Mostrar todo